{"api_version":"1","generated_at":"2026-07-24T00:33:04+00:00","cve":"CVE-2021-1104","urls":{"html":"https://cve.report/CVE-2021-1104","api":"https://cve.report/api/cve/CVE-2021-1104.json","docs":"https://cve.report/api","cve_org":"https://www.cve.org/CVERecord?id=CVE-2021-1104","nvd":"https://nvd.nist.gov/vuln/detail/CVE-2021-1104"},"summary":{"title":"CVE-2021-1104","description":"The RISC-V Instruction Set Manual contains a documented ambiguity for the Machine Trap Vector Base Address (MTVEC) register that may lead to a vulnerability due to the initial state of the register not being defined, potentially leading to information disclosure, data tampering and denial of service.","state":"PUBLIC","assigner":"psirt@nvidia.com","published_at":"2021-08-13 16:15:00","updated_at":"2021-08-23 20:30:00"},"problem_types":["CWE-908"],"metrics":[],"references":[{"url":"https://riscv.org/news/2021/08/video-glitching-risc-v-chips-mtvec-corruption-for-hardening-isa-adam-zabrocki-and-alex-matrosov-def-con-29/","name":"https://riscv.org/news/2021/08/video-glitching-risc-v-chips-mtvec-corruption-for-hardening-isa-adam-zabrocki-and-alex-matrosov-def-con-29/","refsource":"CONFIRM","tags":[],"title":"Video: Glitching RISC-V chips: MTVEC corruption for hardening ISA | Adam Zabrocki and Alex Matrosov, DEF CON 29 - RISC-V International","mime":"text/html","httpstatus":"200","archivestatus":"200"},{"url":"https://www.cve.org/CVERecord?id=CVE-2021-1104","name":"CVE Program record","refsource":"CVE.ORG","tags":["canonical"]},{"url":"https://nvd.nist.gov/vuln/detail/CVE-2021-1104","name":"NVD vulnerability detail","refsource":"NVD","tags":["canonical","analysis"]}],"affected":[],"timeline":[],"solutions":[],"workarounds":[],"exploits":[],"credits":[],"nvd_cpes":[{"cve_year":"2021","cve_id":"1104","vulnerable":"1","versionEndIncluding":"","cpe1":"cpe","cpe2":"2.3","cpe3":"a","cpe4":"risc-v","cpe5":"instruction_set_manual","cpe6":"*","cpe7":"*","cpe8":"*","cpe9":"*","cpe10":"*","cpe11":"*","cpe12":"*","cpe13":"*"}],"vendor_comments":[],"enrichments":{"kev":null,"epss":null,"legacy_qids":[]},"source_records":{"cve_program":{"data_type":"CVE","data_format":"MITRE","data_version":"4.0","CVE_data_meta":{"ID":"CVE-2021-1104","ASSIGNER":"psirt@nvidia.com","STATE":"PUBLIC"},"affects":{"vendor":{"vendor_data":[{"vendor_name":"RISCV.org","product":{"product_data":[{"product_name":"Machine Trap Base Address (MTVEC) Register","version":{"version_data":[{"version_value":"All versions"}]}}]}}]}},"problemtype":{"problemtype_data":[{"description":[{"lang":"eng","value":"information disclosure, data tampering and denial of service"}]}]},"references":{"reference_data":[{"refsource":"CONFIRM","name":"https://riscv.org/news/2021/08/video-glitching-risc-v-chips-mtvec-corruption-for-hardening-isa-adam-zabrocki-and-alex-matrosov-def-con-29/","url":"https://riscv.org/news/2021/08/video-glitching-risc-v-chips-mtvec-corruption-for-hardening-isa-adam-zabrocki-and-alex-matrosov-def-con-29/"}]},"description":{"description_data":[{"lang":"eng","value":"The RISC-V Instruction Set Manual contains a documented ambiguity for the Machine Trap Vector Base Address (MTVEC) register that may lead to a vulnerability due to the initial state of the register not being defined, potentially leading to information disclosure, data tampering and denial of service."}]}},"nvd":{"publishedDate":"2021-08-13 16:15:00","lastModifiedDate":"2021-08-23 20:30:00","problem_types":["CWE-908"],"metrics":{"baseMetricV3":{"cvssV3":{"version":"3.1","vectorString":"CVSS:3.1/AV:N/AC:L/PR:N/UI:N/S:U/C:H/I:H/A:H","attackVector":"NETWORK","attackComplexity":"LOW","privilegesRequired":"NONE","userInteraction":"NONE","scope":"UNCHANGED","confidentialityImpact":"HIGH","integrityImpact":"HIGH","availabilityImpact":"HIGH","baseScore":9.8,"baseSeverity":"CRITICAL"},"exploitabilityScore":3.9,"impactScore":5.9},"baseMetricV2":{"cvssV2":{"version":"2.0","vectorString":"AV:N/AC:L/Au:N/C:P/I:P/A:P","accessVector":"NETWORK","accessComplexity":"LOW","authentication":"NONE","confidentialityImpact":"PARTIAL","integrityImpact":"PARTIAL","availabilityImpact":"PARTIAL","baseScore":7.5},"severity":"HIGH","exploitabilityScore":10,"impactScore":6.4,"acInsufInfo":false,"obtainAllPrivilege":false,"obtainUserPrivilege":false,"obtainOtherPrivilege":false,"userInteractionRequired":false}},"configurations":{"CVE_data_version":"4.0","nodes":[{"operator":"OR","children":[],"cpe_match":[{"vulnerable":true,"cpe23Uri":"cpe:2.3:a:risc-v:instruction_set_manual:*:*:*:*:*:*:*:*","cpe_name":[]}]}]}},"legacy_mitre":{"record":{"CveYear":"2021","CveId":"1104","Ordinal":"191117","Title":"CVE-2021-1104","CVE":"CVE-2021-1104","Year":"2021"},"notes":[{"CveYear":"2021","CveId":"1104","Ordinal":"1","NoteData":"The RISC-V Instruction Set Manual contains a documented ambiguity for the Machine Trap Vector Base Address (MTVEC) register that may lead to a vulnerability due to the initial state of the register not being defined, potentially leading to information disclosure, data tampering and denial of service.","Type":"Description","Title":null},{"CveYear":"2021","CveId":"1104","Ordinal":"2","NoteData":"2021-08-13","Type":"Other","Title":"Published"},{"CveYear":"2021","CveId":"1104","Ordinal":"3","NoteData":"2021-08-13","Type":"Other","Title":"Modified"}]}}}