{"api_version":"1","generated_at":"2026-07-24T20:53:11+00:00","cve":"CVE-2022-34643","urls":{"html":"https://cve.report/CVE-2022-34643","api":"https://cve.report/api/cve/CVE-2022-34643.json","docs":"https://cve.report/api","cve_org":"https://www.cve.org/CVERecord?id=CVE-2022-34643","nvd":"https://nvd.nist.gov/vuln/detail/CVE-2022-34643"},"summary":{"title":"CVE-2022-34643","description":"RISCV ISA Sim commit ac466a21df442c59962589ba296c702631e041b5 implements the incorrect exception priotrity when accessing memory.","state":"PUBLIC","assigner":"cve@mitre.org","published_at":"2022-07-18 23:15:00","updated_at":"2022-07-26 18:11:00"},"problem_types":["CWE-755"],"metrics":[],"references":[{"url":"https://github.com/riscv-software-src/riscv-isa-sim/issues/971","name":"https://github.com/riscv-software-src/riscv-isa-sim/issues/971","refsource":"MISC","tags":[],"title":"[Bug Report] Wrong exception priority during access memory · Issue #971 · riscv-software-src/riscv-isa-sim · GitHub","mime":"text/html","httpstatus":"200","archivestatus":"404"},{"url":"https://www.cve.org/CVERecord?id=CVE-2022-34643","name":"CVE Program record","refsource":"CVE.ORG","tags":["canonical"]},{"url":"https://nvd.nist.gov/vuln/detail/CVE-2022-34643","name":"NVD vulnerability detail","refsource":"NVD","tags":["canonical","analysis"]}],"affected":[],"timeline":[],"solutions":[],"workarounds":[],"exploits":[],"credits":[],"nvd_cpes":[{"cve_year":"2022","cve_id":"34643","vulnerable":"1","versionEndIncluding":"","cpe1":"cpe","cpe2":"2.3","cpe3":"a","cpe4":"riscv","cpe5":"spike_risc-v_isa_simulator","cpe6":"-","cpe7":"*","cpe8":"*","cpe9":"*","cpe10":"*","cpe11":"*","cpe12":"*","cpe13":"*"}],"vendor_comments":[],"enrichments":{"kev":null,"epss":null,"legacy_qids":[]},"source_records":{"cve_program":{"CVE_data_meta":{"ASSIGNER":"cve@mitre.org","ID":"CVE-2022-34643","STATE":"PUBLIC"},"affects":{"vendor":{"vendor_data":[{"product":{"product_data":[{"product_name":"n/a","version":{"version_data":[{"version_value":"n/a"}]}}]},"vendor_name":"n/a"}]}},"data_format":"MITRE","data_type":"CVE","data_version":"4.0","description":{"description_data":[{"lang":"eng","value":"RISCV ISA Sim commit ac466a21df442c59962589ba296c702631e041b5 implements the incorrect exception priotrity when accessing memory."}]},"problemtype":{"problemtype_data":[{"description":[{"lang":"eng","value":"n/a"}]}]},"references":{"reference_data":[{"url":"https://github.com/riscv-software-src/riscv-isa-sim/issues/971","refsource":"MISC","name":"https://github.com/riscv-software-src/riscv-isa-sim/issues/971"}]}},"nvd":{"publishedDate":"2022-07-18 23:15:00","lastModifiedDate":"2022-07-26 18:11:00","problem_types":["CWE-755"],"metrics":{"baseMetricV3":{"cvssV3":{"version":"3.1","vectorString":"CVSS:3.1/AV:L/AC:L/PR:L/UI:N/S:U/C:N/I:N/A:H","attackVector":"LOCAL","attackComplexity":"LOW","privilegesRequired":"LOW","userInteraction":"NONE","scope":"UNCHANGED","confidentialityImpact":"NONE","integrityImpact":"NONE","availabilityImpact":"HIGH","baseScore":5.5,"baseSeverity":"MEDIUM"},"exploitabilityScore":1.8,"impactScore":3.6}},"configurations":{"CVE_data_version":"4.0","nodes":[{"operator":"OR","children":[],"cpe_match":[{"vulnerable":true,"cpe23Uri":"cpe:2.3:a:riscv:spike_risc-v_isa_simulator:-:*:*:*:*:*:*:*","cpe_name":[]}]}]}},"legacy_mitre":{"record":null,"notes":[]}}}